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interactions. In component-based construction, this coordination becomes the responsibility of
the glue-code language and its underlying run-time middle-ware. Reo offers an expressive glue-
language for construction of coordinating component connectors out of primitive channels. In
this paper we consider the problem of synthesizing Reo coordination code from a specification
of a behavior as a relation on scheduled-data streams. The specification is given as a constraint
automaton that describes the desired input/output behavior at the ports of the components. We
present an algorithm that generates Reo code from a given constraint automaton.
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Abstract
Composition of a concurrent system out of components involves coordination of their mutual interactions. In
component-based construction, this coordination becomes the responsibility of the glue-code language and its un-
derlying run-timemiddle-ware. Reo offers an expressive glue-language for construction of coordinating component
connectors out of primitive channels. In this paper we consider the problem of synthesizing Reo coordination code
from a specification of a behavior as a relation on scheduled-data streams. The specification is given as a constraint
automaton that describes the desired input/output behavior at the ports of the components. We present an algorithm
that generates Reo code from a given constraint automaton.
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1 Introduction
Composing components into a concurrent system involves coordination of their mutual interactions. The internals
of black-box components cannot be modified to implement such coordinated interactions. Coordination, therefore,
becomes the responsibility of the “glue-code” that inter-connects the constituent components of a composite system,
and of its underlying run-time middle-ware. Reo [3] offers a powerful glue language for implementation of coordi-
nating component connectors that resemble electronic circuits and are based on a calculus of mobile channels. Reo
is being used, for instance, in the context of the Cybernetic Incident Management project [11] for composition of
web services which constitute the black-box components of dynamically configured distributed applications [13].
In this paper, we address the synthesis problem of component connectors with Reo as our target implementation
language. The input for this problem is a specification of a coordination protocol and its output is a Reo connector
circuit that implements this protocol.
Synthesis problems address the question of the (algorithmic) generation of an implementation from a given speci-
fication and have a long tradition in computer science. In the context of switching circuits, the synthesis problem
was first raised by Church [10] and is nowadays well-understood; see, e.g., [9, 23, 19, 17]. For temporal logical
specifications, several synthesis algorithms have been suggested that rely on the close relationship between the syn-
thesis and satisfiability problem [15, 20, 7, 22, 6] or on a game-theoretic view where a system must be designed to
meet a specification, no matter how an opponent (the environment) behaves [22, 1, 14, 24, 27, 26, 16]. The output
of these synthesis algorithms are some kind of automata or state-transition graphs. Our goal is a step further toward
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an implementation by generating Reo code from a given automaton specification. Thus, our contribution is more in
the spirit of gate-level hardware synthesis from given automata specifications.
More precisely, our starting point is a specification of a component connector as a relation over timed data streams
[8, 5], represented by a constraint automaton [4]. Constraint automata are variants of labeled transition systems that
operationally describe the maximally parallel data-flow activity through the nodes in a Reo circuit. In [4], constraint
automata are used to provide an operational semantics for coordination mechanisms formalized by composition of
Reo connector graphs. In a constraint automaton, the states of the automaton represent the possible configurations
(e.g., the contents of the FIFO-channels of the Reo-connector); transitions going out of a state represent data-flow
at that state and its effect on the configuration.
In this paper we are not primarily concerned with the derivation of (constraint) automata representations from higher-
level behavior specifications, such as in temporal logic or relations on timed data streams. Similar derivations, for
instance, in the field of digital circuit design, are well-known. The main contribution of this paper is an algorithm that
takes as input a constraint automaton A and produces a Reo connector graph that implements the relation on timed
data streams specified by A . This is tantamount to compiling an automaton down to actual concurrent executable
code for a distributed implementation of the coordination behavior specified by that automaton. To establish this
result, we first transform A into an equivalent scheduled-data expression which is a slight variant of an ordinary ω-
regular expression. We then construct circuits for the atomic expressions and composition operators on Reo circuits
that capture the semantics of concatenation, union, and infinity-closures. Under certain (weak) conditions, the size
of the resulting circuit is linear in the length of the given expression.
Superficially, compiling constraint automata specifications to Reo circuits seems simple. By analogy, derivation
of digital circuits from Mealy automata specifications are well understood. However, constraint automata (and
Reo circuits) can exhibit far more complex behavior than digital circuits, including combinations of synchrony and
asynchrony, and relational, as well as simple (input/output) functional, interdependencies. In the light of this fact, it
is far from obvious if synthesis of Reo circuits from constraint automata is possible at all, and if so, whether it can
be done efficiently.
The rest of this paper is organized as follows. Section 2 summarizes the main features of Reo. Section 3 recalls
the definition of constraint automata and their accepted TDS-languages. In Section 4, we show the equivalence of
scheduled-data expressions and constraint automata. The construction of a Reo circuit from a given expression is
explained in Section 5. Section 6 concludes the paper.
2 A Reo primer
Reo [3] is a channel-based exogenous coordination model wherein complex coordinators, called connectors, are
compositionally built out of simpler ones. The simplest connectors in Reo are a set of channels with well-defined
behavior supplied by users. Components can instantiate, compose, connect to, and perform I/O operations through
connectors. Here, as in [5, 4], we do not consider the dynamic creation, composition, and reconfiguration of con-
nectors by components. We restrict our attention to connectors that have a static graphical representation as a Reo
circuit which coordinates the data-flow through the channels connecting the input/output ports of components.
Reo’s notion of channel is far more general than its common interpretation and allows for any primitive communi-
cation medium with exactly two ends. The channel ends are classified as source ends through which data enters and
sink ends through which data leaves a channel. Although Reo allows for an open-ended set of channel-types with
user-defined semantics, for our purposes in this paper, we restrict ourselves to the channel-types shown in Fig. 1.
The simplest form of an asynchronous channel is a FIFO channel with one buffer cell (called a 1-bounded FIFO
channel or simply a FIFO1 channel). We graphically represent a FIFO1 channel by a small box in the middle of an
arrow. In the example in Fig. 1, the left channel-end is a source, and the right end is a sink. The buffer is assumed
to be initially empty if no data item is shown in the box (this is the case in Fig. 1). The graphical representation of a
FIFO1-channel whose buffer initially contains a data element d shows d inside the box. FIFO channels with two or
more buffer cells can be produced by composing several FIFO1 channels, as for instance, explained in [5, 4].
A synchronous channel (depicted as a simple solid arrow) has a source and a sink end, and no buffer. It accepts a
data item through its source end iff it can simultaneously dispense it through its sink. A lossy synchronous channel
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Figure 1: Basic channel-types in Reo
(depicted as a dashed arrow) is similar to a synchronous channel, except that it always accepts all data items through
its source end. If it is possible for it to simultaneously dispense the data item through its sink (e.g., there is a take
operation pending on its sink) the channel transfers the data item; otherwise the data item is lost. For a synchronous
filter channel, its “pattern” P (for our purposes here, formalized as a set P ⊆ Data) specifies the type of data items
that can be transmitted through the channel. Any value d ∈ P is accepted through its source end iff its sink end can
simultaneously dispense d; all data items d /∈ P are always accepted through the source end but are immediately
lost. The P-producer is a variant of a synchronous channel whose source end accepts any data item d ∈ Data, but
the value dispensed through its sink end is always a data element d ∈ P.
More exotic channels permitted in Reo are (a)synchronous drains that have two source ends. Because a drain has
no sink end, no data value can ever be obtained from these channels. Thus, a synchronous drain accepts a data
item through one of its ends iff a data item is also available for it to simultaneously accept through its other end as
well. All data accepted by this channel are lost. An asynchronous drain accepts and loses data items through its two
source ends, but never simultaneously. Synchronous and asynchronous spouts are duals of their corresponding drain
channel types, as they have two sink ends.
A complex connector has a graphical representation, called a Reo circuit, which can be produced by applying certain
composition operators to channels. In our setting, where we do not consider dynamic aspects of the Reo language, a
Reo-circuit is a finite graph where the nodes are labeled with pair-wise disjoint, non-empty sets of channel ends, and
where the edges represent their connecting channels. The set of channel ends coincident on a node A is disjointly
partitioned into the sets Src(A) and Snk(A), denoting the sets of source and sink channel ends that coincide on A,
respectively. A node is called a source node if Src(A) = /0∧Snk(A) = /0. Analogously, A is called a sink node if
Src(A) = /0∧ Snk(A) = /0. Node A is called a mixed node if Src(A) = /0∧ Snk(A) = /0. In this paper, it suffices
to assume that all mixed nodes are hidden. In other words, we abstract away from their names and formalize the
behavior of a Reo circuit by means of the data-flow at its sink and source nodes. Intuitively, source nodes of a
circuit are analogous to the input ports, and sink nodes to the output ports of a component, while mixed nodes are
its hidden internal details. Components cannot connect to, read from, or write to mixed nodes. Instead, data-flow
through mixed nodes is totally specified by the circuits they belong to.
A component can write data items to a source node of a Reo circuit that it is connected to. A write operation
succeeds only if all (source) channel ends coincident on the node accept the data item, in which case the data item
is transparently written to every source end coincident on the node. A source node, thus, acts as a replicator. A
component can obtain data items from a sink node of a Reo circuit that it is connected to through input operations.1
A take operation succeeds only if at least one of the (sink) channel ends coincident on the node offers a suitable data
item; if more than one coincident channel end offers suitable data items, one is selected nondeterministically. A sink
node, thus, acts as a nondeterministic merger. A mixed node is a self-contained “pumping station” that combines the
behavior of a sink node (merger) and a source node (replicator) in an atomic iteration of an endless loop: in every
iteration a mixed node nondeterministically selects and takes a suitable data item offered by one of its coincident
sink channel ends and replicates it into all of its coincident source channel ends. A data item is suitable for selection
in an iteration only if it can be accepted by all source channel ends that coincide on the mixed node.
Example 2.0.1 (Exclusive router and shift-lossy FIFO1 channel) Fig. 2 a. shows an implementation of an exclu-
sive router built by composing five synchronous channels, two lossy synchronous channels and a synchronous drain.
The intuitive behavior of this circuit is that through its source node A, it obtains a data item d from its environment
and delivers d to one of its sink nodes B or C. If both B and C are willing to accept d then the exclusive router
1We consider only the destructive take operation here which, e.g., on a FIFO channel, reads and removes the first data item in its buffer.
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Figure 2: Exclusive router and shift-lossy FIFO1 channel
nondeterministically decides to deliver d to either B or C. The circuit in Fig. 2.b shows an implementation of a shift-
lossy FIFO1 channel with source node A and sink node B. This implementation uses four synchronous channels, a
synchronous drain, a FIFO1 channel whose buffer initially contains a token data item, o, an empty FIFO2 channel,
and an instance of the exclusive router of Fig. 2.a shown as the box labeled EXR. A shift-lossy FIFO1 channel
behaves the same as a FIFO1 channel, except that writing to its source end is never blocked. If at the time of a write
operation its buffer is full, the stored data item in the buffer is lost and the new data item replaces it in the buffer.
The observable behavior of each of these Reo circuits is represented by a constraint automaton in Fig. 3. Derivation
of these constraint automata as compositions of the constraint automata representing the behavior of the individual
primitives used in their respective Reo circuits appears in [4]. 
In spite of its simplicity, the semantics of Reo is indeed very rich, yielding a surprisingly expressive language [3].
For instance, the relational (as opposed to functional) dependencies that result in “propagation of synchrony” as
well as the way in which the local behavior of, e.g., lossy synchronous channels imposes non-local constraints on a
circuit, are already evident in the exclusive router of Fig. 2.a. (We use this exclusive router later in this paper in our
synthesis of Reo circuits.) Examples of Reo circuits with more interesting behavior can be found elsewhere [2], and
the reader is encouraged to see [25] and [5] for the simple, rich, and expressive formal semantics of Reo.
In the remainder of the paper, we discuss the synthesis problem of Reo circuits where the input specification of the
desired coordination is given as a constraint automaton, as defined in the next section.
3 Constraint automata
Constraint automata can serve as an operational model for Reo circuits [4]. The states of an automaton represent the
configurations of its corresponding circuit (e.g., the contents of the FIFO channels), while the transitions encode its
maximally-parallel stepwise behavior. The transitions are labeled with the maximal sets of nodes on which data-flow
occurs simultaneously, and a data constraint (i.e., boolean condition for the observed data values).
We start with a simple example for a constraint automaton that models a component with input port A and two output
ports B andC which is modelled by a Reo circuit as shown in the left of the picture below.
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The picture on the right shows the corresponding constraint automaton where we assume that only bits 0 and 1
can be transmitted through the channels. The initial state stands for the configuration where the buffer is empty,
while the two other states represent the configurations where the buffer is filled with one of the data items. The
outgoing transitions from the initial state are labeled with the singleton set {A} which reflects the fact that in the
initial configuration only data-flow at A is possible. If the buffer is filled then data-flow at A is impossible and only
B andC can take the value from the buffer.
In the sequel, we specify constraint automata using a nonempty and finite set Data consisting of data items that can
be sent (and received) via channels and a nonempty and finite set N = {A1, . . . ,An} of names. Intuitively, we may
think of the Ai’s to be the source or sink nodes of a Reo circuit. We refer to the subsets of N as node-sets.
Data assignments, data constraints. A data assignment for /0 = N ⊆ N is a function δ : N →Data. DA(N) denotes
the set of all data assignments for N, and DA the set of all data assignments (on any N). Data constraints, which can
be viewed as a symbolic representation of sets of data assignments, are formally defined as propositional formulas
built from the atoms “dA ∈ P” and “dA = dB”, where A,B ∈ N , dA,dB ∈Data, and P⊆Data. DC(N) denotes the set
of data constraints using only names from N, and DC is a shorthand for DC(N ). We simply write “dA = d” rather
than “dA ∈ {d}”. The symbol |= stands for the obvious satisfaction relation which results from interpreting data
constraints over data assignments. Satisfiability and logical equivalence ≡ of data constraints are defined as usual.
Definition 3.0.2 (Constraint automata, [4]) A constraint automaton (over Data) is a tuple A = (Q,N ,−→,Q0)
where Q is a finite set of states, N a finite set of nodes, −→ is a finite subset of Q× (2N ×DC) ×Q, called the
transition relation, and Q0 ⊆ Q a nonempty set of initial states. We write q
N,g
−→ p instead of (q,N,g, p) ∈−→ and
require that (1) N = /0 and (2) g ∈ DC(N) is satisfiable. We call N the node-set and g the guard of the transition.
States without any outgoing transition are called terminal. 
The intuitive meaning of a constraint automaton as an operational model for Reo connectors is similar to the in-
terpretation of labeled transition systems as formal models for reactive systems. The sink and source nodes of a
Reo connector circuit play the role of the nodes in its corresponding constraint automaton. The states represent the
configurations of the connector. The meaning of a transition q
N,g
−→ p is that in configuration q all the nodes Ai ∈ N
perform (synchronously) I/O-operations that meet the guard g, resulting in a new configuration p, while at the same
moment there is no data-flow at the other nodes Ai ∈ N \N.
Example 3.0.3 (Constraint automata) Constraint automata for the various basic channels types, the exclusive
router and shift-lossy FIFO1 channel are shown in Figure 3 (where valid guards have been omitted). The automaton
for a FIFO1 channel with source A and sink B is the same as the one for the example in the beginning of the section,
except that C has to be removed. These automata do not have terminal states as in any configuration data flow at
some nodes is possible.
Bstop
asynchronous
drain
synchronous
spout
0
Component “Init”
Ainit
Component “Stop”
{Ainit},dAinit = 0 {Bstop}
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The left part of the picture above shows the Reo circuit for an initializer, i.e., a component without input ports (source
nodes) and a single output port Ainit where data-flow at Ainit happens exactly once.2 Thus, if we connect Ainit with an
input port A of another component C via a synchronous channel with source Ainit and sink A then data-flow at Ainit
activates the data-flow at C but prevents any “restart” of C . The situation is similar for the component “Stop” on
the right of the picture where the source node Bstop can put a value into the buffer exactly once, because afterward
the buffer is filled forever as no data-flow is possible for an asynchronous drain with both source ends coincident
on the same node. Thus, if an output port B of a component C is connected via a synchronous channel with Bstop
then output at B is possible exactly once. In this sense, component “Stop” can serve to terminate data-flow in other
components. 
synchronous channel synchronous drain asynchronous drain lossy synchronous
dA = dB
{A,B}
{A,B} {A}
{A}dA = dB
{A,B}
{B}
dA = dB ∈ P
{A,B}
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{B}
shift-lossy fifo1 channel
(data abstract)
Figure 3: Constraint automata for some basic channels in Reo
In [4], we formalized the semantics of a constraint automaton as a relation on timed data streams. For the purposes
of this paper, an equivalent, but simpler concept suffices which abstracts away from time and describes the “traces”
of a constraint automaton by scheduled-data streams: finite or infinite sequences of pairs 〈N,δ〉, consisting of a set
N of all the nodes that are scheduled to be synchronously (i.e., atomically) active in the next step, together with a
data assignment δ ∈ DA(N) describing the data values that are input and output.
Definition 3.0.4 (Scheduled-data streams, generated language) A scheduled-data stream Θ is a finite or infinite
sequence of pairs in 2N ×DC, denoted by Θ(i) = 〈Θ.N(i),Θ.δ(i)〉, such that Θ.N(i) is a non-empty node-set and
Θ.δ(i) a data assignment for Θ.N(i). We write |Θ| to denote the length of Θ (which can be ω). The empty scheduled-
data stream is denoted by ε. SDSN or briefly SDS denotes the set of all scheduled-data streams.
Let A = (Q,N ,−→,Q0) be a constraint automaton, Θ ∈ SDS and q a state in A . A q-run for Θ in A is a path in A
q = q0
N0,g0−−→ q1
N1,g1−−→ q2
N2,g2−−→ . . .
such that (1) q0 = q and (2) either q and Θ are infinite or q consists of |Θ| transitions and ends in a terminal state and
(3) Ni = Θ.N(i), Θ.δ(i) |= gi for all 0≤ i< |Θ|. The generated language L (A ) of A is the set of all scheduled-data
streams Θ ∈ SDS which have a q0-run in A for some initial state q0 ∈ Q0. 
For instance, the SDS-language generated by the automaton for a synchronous channel consists of all infinite
scheduled-data streams Θ with Θ.N(i) = {A,B} and where data assignment Θ.δ(i) assigns the same data item
to A and B.
2Data-flow at the node on the left, where the two sink ends of a synchronous spout coincide, is never possible because on the one hand,
the sink ends of the spout are obligated to produce their respective data items simultaneously, while on the other hand the merge semantics of
sink/mixed nodes does not allows for simultaneous data-flow at both sink ends.
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In [4], we explain how an automaton for a Reo circuit can be constructed in a compositional way. (For the purpose
of this paper, the details of that construction do not matter. The only thing that we use later, in Sect. 5, is that by
applying the above definition to the automaton for a Reo circuit R, we obtain an SDS-language L (R) for R.) In what
follows we show, conversely, how to construct a Reo circuit from a constraint automaton.
4 Scheduled-data expressions
The first step of our construction of a Reo circuit from a given automaton is to transform the automaton into an equiv-
alent ω-regular expression, a so-called scheduled-data expression. These are built by ε representing the singleton
SDS-language {ε} and the atoms 〈N,g〉 where /0 = N ⊆ N and g is a satisfiable data constraint for N. The SDS-
language L (〈N,g〉) consists of all scheduled-data streams Θ of length 1 such that Θ.N(0) = N and Θ.δ(0) |= g.
Moreover, we use the standard composition operators ; (concatenation), ∪ (union) and the closure operators αω
(infinitely many repetitions) and α∞ (finite or infinite repetitions). The formal definition of L (α) for composite
expressions is defined as for ordinary ω-regular expressions and is omitted here.
Similar to the construction of a finite automaton from ordinary regular expressions (see e.g. [18]), we can assign a
constraint automaton to any scheduled-data expression that generates the same SDS-language and which is linear
in the size of the expression. Since this construction does not play a role in the present paper, its description is
omitted. Instead, we use the reverse construction, i.e., of a scheduled-data expression for a constraint automaton.
Although to do so, we may apply the standard algorithms for generating (ω-)regular expressions from automata (see
e.g. [18]), we suggest here an alternative algorithm. Rather than describing the construction in general, we treat a
typical example. Consider the constraint automaton as shown on the left of the following picture where a,b,c are
pairs of name sets with corresponding data constraints.
q0 q1 q2
a
b
c
α0 = a;α1
α1 = (b;α0)∪ (c;α2)
α2 = ε
Let αi denote the scheduled-data expression corresponding to (the SDS-language generated by) state qi, for i =
0,1,2. The three transitions of this automaton give rise to three equations for the expressions as shown above.
Together, they imply the following equation: α0 = (a;b;α0)∪(a;c). This equation can be solved, using the following
general laws for scheduled-data expressions: “if α = (β;α)∪ γ and ε ∈ β then α = β∞;γ” and “if α = β;α and ε ∈ β
then α = βω”. Applying the first law to the equation above yields the expression α0 = (a;b)∞;a;c for the state q0.
5 From scheduled-data expressions to Reo
We now address the question of constructing a Reo circuit for a scheduled-data expression α0. Because the source
and the sink nodes of a Reo circuit play different roles with respect to its environment, and this distinction is
abstracted away in scheduled-data expressions (and constraint automata), we first need to identify the “input” and
“output” of a circuit by partitioning its node set N . Let N = {C1, . . . ,Cn}∪{D1, . . . ,Dm} contain all nodes occurring
in the node-sets N of the atoms 〈N,g〉 in α0, where we assume that the Ci’s are source nodes and the D j’s are sink
nodes. Our goal is the construction of a Reo circuit R with source nodes C1, . . . ,Cn and sink nodes D1, . . . ,Dm such
that L (α0) = L (R).
For the construction of R, we use a compositional approach that builds a Reo circuit Rα for each subexpression α of
α0. Fig. 4 shows the general structure of Rα: if the source node Aα is fed from outside with some data element, then
it is put into the buffer between Aα and A˜α. As soon as A˜α takes the data element from the buffer, the sub-circuit in
the middle is “activated”. Similarly, data-flow inside this sub-circuit stops as soon as a data element arrives at B˜α,
which puts it into the buffer between B˜α and Bα. Thus, data-flow at the sink node B˜α can be viewed as a signal that
Rα has “terminated”.
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...
...
Aα A˜α B˜α Bα
DC ...
Figure 4: Structure of the Reo-circuit Rα
The nodes C and D in Fig. 4 are there to indicate that there will be some channels connecting the sub-circuit in the
middle of Rα with (some of) the source nodesC and (some of) the sink nodes D in N . The construction of a circuit
R for an expression α0 will be completed by a last step, in which “Init” and “Stop” components, defined in Example
3.0.3, are added to begin and end the data-flow of in the circuit Rα0 , as shown in the following picture:
...
...
...
Aα0 A˜α0 B˜α0 Bα0
Cn
...
StopInit
C1 ... D1 Dm
The construction of the circuit will be such that at any moment, exactly one of the leftmost and rightmost buffers or
buffers inside Rα0 will be filled. Thus, we may consider data-flow through R as a token game, where the token is
passed on from left to right.
Concatenation, union and closure. We first explain how to construct a circuit Rα, assuming we have already
constructed the circuits for α’s subexpressions. (If a subexpression α occurs more than once in α0, e.g. if α0 = α;α,
then we need a copy of the circuits Rα for every syntactic occurrence of α as a subexpression in α0.) For α = γ;β
the Reo circuit Rα results from combining Rγ and Rβ as follows:
Aα A˜α B˜α BαRγ
BγAγ Rβ
Aβ Bβ
Note that the internal FIFO-channels “at the end” of Rγ and “at the beginning” of Rβ (not drawn in the picture)
ensure that in the concatenation γ;β data-flow inside Rβ cannot start before data-flow in Rγ has finished.
For α = γ∪β, the Reo circuit Rα is obtained by combining Rγ and Rβ with an exclusive router that nondeterministi-
cally chooses to “activate” the data-flow in either Rγ or Rβ:
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Aα A˜α B˜α Bα
Rγ Bγ
Aγ
RβAβ Bβ
EXR
The Reo circuit Rα where α = β∞ is obtained from Rβ as follows:3
Aα A˜α B˜αRβ
BβAβ EXR
Bα
For α = βω, the Reo circuit has the following structure.
Aα A˜α Rβ
BβAβ Bα
Init
empty
Here, “empty Init” is a variant of the initializer in Ex. 3.0.3, where the buffer is initially empty. Thus, data-flow
never occurs in “empty Init” or at node Bα. Being non-reachable, it may be omitted; we keep it here so that the
circuit retains the general shape of Fig. 4.
The empty expression. For α = ε, we simply use a FIFO1 channel with its source end on node Aε and its sink end
on node Bε. (Using just a single channel departs from the general schema sketched in Fig. 4, but the nodes A˜α and
B˜α are not needed in our compositional approach.)
Atomic expressions. So far the construction of Reo circuits for composite expressions has followed patterns that are
familiar from automata theory. Next we come to the most complicated and most interesting step in our construction,
namely the construction of a Reo circuit for atomic expressions 〈N,g〉. The difficulty lies in the fact that such
expressions model a computation step of a corresponding Reo circuit, in which certain channel ends are active
and others are not. Moreover, we must ensure that at every active channel end, the right data value is input or
output. Let Atoms denote the set of all atomic expressions 〈N,g〉 of α0. Recall that N is a nonempty subset of
N = {C1, . . . ,Cn}∪{D1, . . . ,Dm} and g is a satisfiable data constraint for the nodes in N. We first describe a general
technique to design a Reo circuit for the atoms 〈N,g〉 ∈ Atoms. (Later we explain how this technique can be made
more efficient in various ways.) We first transform g into its canonical disjunctive normal form, which replaces it
with an equivalent data constraint h1∨ . . .∨hr where each of the h’s is a formula of the form
h =
V
C∈Nsrc
(dC ∈ PC)∧
V
D∈Nsnk
(dD ∈ PD)
with Nsrc = N∩{C1, . . . ,Cn}, Nsnk = N∩{D1, . . . ,Dm} and PC, PD ⊆Data. E.g., if g is “dC = dD” then we replace g
with
W
d∈Data hd where hd is (dC = d)∧ (dD = d). Next, we replace 〈N,g〉 with the equivalent expression 〈N,h1〉∪
. . .∪〈N,hr〉, construct the circuits R〈N,hk〉 (see below) and combine them with the union-operator described above.
With the formula h as above, a circuit R 〈N,h〉 for 〈N,h〉 is presented in Fig. 5, which we now explain. For the
3The syntax of scheduled-data expressions does not include the Kleene closure α= β∗. However, it could be treated by simply replacing the
exclusive router with a fair exclusive router.
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A〈N,h〉 A˜〈N,h〉 B˜〈N,h〉 B〈N,h〉E〈N,h〉
C〈N,h〉 C¯
C
D
PD
PC
for all D ∈ Nsnk for all C ∈ Nsrc
D〈N,h〉
C˜〈N,h〉
Figure 5: Reo-circuit R〈N,h〉
Reo circuit R〈N,h〉 of a given 〈N,h〉, we need a pair of nodes C〈N,h〉 and C˜〈N,h〉 for every source node C ∈ Nsrc, and
similarly, one node D〈N,h〉 for every sink node D ∈ Nsnk, plus one other node E〈N,h〉. The same node C¯ must be
used for all circuits R〈M, f 〉 whereC ∈M and 〈M, f 〉 ∈ Atoms, while the nodesC〈N,h〉 and C˜〈N,h〉 are unique for every
atomic data expression 〈N,h〉 ∈ Atoms whereC ∈ N.
We can think of the node E〈N,h〉 as a switch that synchronizes the data-flow in the upper sub-circuit with the nodes
D〈N,h〉, D, and C〈N,h〉, C˜〈N,h〉, C¯, and C for all source nodes C ∈ Nsrc and all sink nodes D ∈ Nsnk. The synchronous
channel from E〈N,h〉 to D〈N,h〉 and the PD-producer connecting D〈N,h〉 with D ensure that any data-flow at E〈N,h〉 is
synchronized with the receipt of a value d ∈ PD at sink node D.
For the source nodesC, the situation is a bit more complicated because we must ensure thatC accepts an input value
iff C synchronizes with exactly one of the nodes E〈M, f 〉 where 〈M, f 〉 is a subexpression of α0 with C ∈ M. The
use of perfect synchronous channels is not appropriate because of the replicator semantics of the source nodes. If
C were connected with E〈N,h〉 via perfect synchronous channels only, then data-flow would block when C appears
in two or more atomic subexpressions of α0. (Note that simultaneous data-flow at different nodes E〈N,h〉, E〈M, f 〉
is not possible.) For this reason, we connect C with E〈N,h〉 via a filter channel, a lossy synchronous channel and a
synchronous drain through the nodes C〈N,h〉 and C˜〈N,h〉. These three channels (1) allow C to pass values even when
E〈N,h〉 is not available to synchronize with C, and (2) force C to pass a value d ∈ PC when it synchronizes with
E〈N,h〉. To preventC from passing a value without synchronizing with one of the nodes E〈M, f 〉 whereC ∈M, we use
a synchronous channel connecting E〈N,h〉 with C¯ and a synchronous drain between C¯ and C. These channels ensure
that for C ∈M, C is active exactly when data-flow occurs at C¯ and exactly one of the nodes E〈M, f 〉.
Size of the constructed circuit. In the worst case, the treatment of the atoms 〈N,g〉 leads to an exponential blow-up
(because every disjunctive normal form for g may be exponentially longer than g). However, when we assume that
all data constraints in α0 are given in canonical disjunctive normal form and when we measure the length of α0 as
the total length of all data constraints occurring in (one of the atoms in) α0 then the total number of channels in the
constructed circuit is linear in the length of α0.
Preprocessing. We now explain how a preprocessing phase of the set Atoms can simplify the construction of the
circuits for the atomic subexpressions of α0. We first look for pairs 〈C,D〉 withC ∈ {C1, . . . ,Cn}, D ∈ {D1, . . . ,Dm}
such that for all 〈N,g〉 ∈ Atoms either {C,D}∩N = /0 or {C,D} ⊆ N and g≤ dC = dD. (≤ denotes logical implica-
tion.) Then, we establish a synchronous channel with its source end on nodeC, its sink end on node D and removeD
in the sense that any 〈N,g〉 ∈ Atoms is replaced with 〈N \{D},g[dD/dC]〉 where g[dD/dC] means the data constraint
resulting from g by the syntactic replacement of any occurrence of dD with dC. Second, for any pair (Ci,C j) of
source nodes such that for all 〈N,g〉 ∈Atoms either {Ci,C j}∩N = /0 or {Ci,C j} ⊆N and dC j does not occur in g, we
establish a synchronous drain connectingCi andC j and removeC j from Atoms. The same technique can be applied
to sink nodes Di, D j such that for all 〈N,g〉 ∈Atoms either {Di,D j}∩N = /0 or {Di,D j} ⊆N and dD j does not occur
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in g, where we generate a synchronous spout with its sink ends Di and D j and remove D j. Finally, we look for sink
nodes Di,D j such that 〈N,g〉 ∈Atoms implies {Di,D j}∩N = /0 or {Di,D j} ⊆N and g≤ dDi = dD j and insert a new
sink node Di j with synchronous channels from Di j to Di and D j. We then remove Di, D j from Atoms and treat Di j
as a sink node. A similar transformation 〈Ci,C j〉Ci j applies to source nodes with such that for all 〈N,g〉 ∈Atoms
either {Ci,C j}∩N = /0 or {Ci,C j} ⊆ N and g≤ dCi = dC j . However, here we need a Reo connector that checks the
equality of two (synchronously) arriving input values.
Optimization. As in other algorithmic constructions, our resulting Reo circuits contain certain redundancies which
can be optimized away. We can detect and remove them by applying circuit transformation rules that look for
recognizable patterns of (sub-)circuits and replace them with their simpler equivalents. E.g., every occurrence of
a synchronous channel preceding or following any other channel X can be simplified to only X . An example is
provided in the appendix.
6 Conclusion
The main contribution of the present paper is a general construction of a Reo circuit from a constraint automaton.
Although similar constructions exist in the classical area of automata and digital circuits, the situation here is far
more complicated because of two major differences:
1. The behaviour specified by constrained automata is generally not functional (from input to output) but rela-
tional.
2. In a digital circuit and the Mealy automaton describing it, behaviour is always synchronous. In contrast, in
Reo, behaviour can be synchronous, asynchronous, or (at different steps) a combination of the two.
Because of in particular point 2, the classical construction of a circuit from an automaton breaks down, and at
forehand, it was by no means obvious how to tackle the problem for Reo. We see the algorithm described in the
present paper therefore as a major step forward in the automatic synthesis of Reo component connector circuits.
Although the construction presented here is not overly complicated, it can and should still be simplified further and
made more efficient. Parts of such considerations have already been sketched in the present paper.
A compositional approach similar to the one we suggest here can also be used to encode in Reo processes specified
by terms of CCS- or CSP-like process algebras. In fact, some of the typical operators are already included in regular
expressions (CCS-like nondeterminism corresponds to union, sequential composition to concatenation and ε to, e.g.,
the CCS-process nil). Parallel composition with CCS- or CSP-like synchronization can be realized by establishing
appropriate synchronous channels and Reo’s join operator. A LOTOS-like disrupt operator P[>Q can be obtained
using a Reo component that realizes a switch; this switch is initially “on” and synchronizes with P as long as it is
“on” but is turned “off” by Q’s first activity.
In our future work, we will investigate further optimizations and the design of an alternative synthesis algorithm
that goes directly from automata to Reo circuits without having the regular expressions as an intermediate step.
Furthermore, dynamic reconfiguration of connector circuits is an inherent aspect of Reo that we plan to cover in our
future work.
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A Example
A concrete example for the Reo-circuit which is constructed from the scheduled-data expression α = 〈N,h〉∪〈M, f 〉
is shown in Fig. 6. Here, we assume that N = {C,D}, M = {C} and h is (dC ∈ PC)∧ (dD ∈ PD) while f is dC ∈ TC.
In Fig. 6, there are multiple candidates that qualify for the application of the circuit transformation rule mentioned
in the end of Section 5. There are more specialized patterns that are applicable only in the context of our resulting
circuits. For instance, we know that in Fig. 6, data-flow can occur through only one of the top or bottom branches of
the circuit (because there is only one token at a time that passes through the entire circuit; the exclusive router; and
because the two branches are isolated from one another by drains). This makes the right-hand-side FIFO1 channels
on both top and bottom branches redundant.
A〈N,h〉 A˜〈N,h〉 B˜〈N,h〉 B〈N,h〉E〈N,h〉
C〈N,h〉
C¯ C
PC
A〈M, f 〉 A˜〈M, f 〉 B˜〈M, f 〉 B〈M, f 〉E〈M, f 〉
TC
C〈M, f 〉
EXR
Aα A˜α
B˜α Bα
D〈N,h〉
D
PD
Figure 6: Reo circuit Rα for α = 〈N,h〉∪ 〈M, f 〉 where N = {C,D}, M = {C}
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B Correctness of construction
We now provide a proof sketch for the soundness of our algorithm. That is, we have to show that the final circuit R+α0
for scheduled-data expression α0 generates the SDS-language L (α0). Recall that R+α0 arises from Rα0 by adding an
initializer and terminator as shown in the beginning of Section 5.
Extended circuits. The crucial point of our construction is that the circuits Rα as in Fig. 4 generate exactly the
scheduled-data streams in L (α), provided there is exactly one input at Aα and exactly one output at Bα. Moreover,
Rα returns to its initial configuration after the output at Bα. The latter condition is essential for the treatment of the
closure-operators α = βω or α = β∞.
For this reason, we argument with an extension of the circuits Rα (for the subexpressions α of α0) by a FIFO1
channel with source end on Bα and sink end on Aα as shown in Fig. 7. This circuit is called ext(Rα). To be able to
...
...
...
Aα A˜α B˜α Bα
DC ...
0
Figure 7: ext(Rα): extension of the Reo-circuit Rα
reason about data flow at nodes Aβ, Bβ for α = β and the proper subexpressions of α we assume that all nodes (sink,
source and mixed nodes) are observable. Thus, the underlying node-set of ext(Rα) and its constraint automaton is
Nα = N ∪
{
Aβ,Bβ, A˜β, B˜β : β is a subexpression of α
}
∪
[
〈N,h〉
({
E〈N,h〉
}
∪
[
C∈Nsrc
{
C〈N,h〉,C˜〈N,h〉,C¯
}
∪
[
D∈Nsnk
{
Dα
})
where 〈N,h〉 ranges over all atoms occurring in α. (Recall thatNsrc =N∩{C1, . . . ,Cn} andNsnk =N∩{D1, . . . ,Dm}.)
Constraint automata for the extended Reo circuits. The constraint automaton for ext(Rα) has the form as shown
in Fig. 8. A˜α is a sub-automaton with initial state q˜α and node-set N˜α = Nα \{Aα,Bα}. None of the state inside A˜α
can reach qα. Moreover, we have:
(1) qα is the initial configuration of ext(Rα) where the new buffer connecting Bα and Aα contains data item 0,
while all other buffers are empty.
(2) If α = ε then q˜α is the configuration of ext(Rα) where the buffer connecting Aα and A˜α contains data item 0,
while all other buffers are empty.4
(3) p˜α is the configuration of ext(Rα) where the buffer connecting B˜α and Bα contains data item 0, while all other
buffers are empty.
4For the empty expression ε, this buffer does not exist. In that case, A˜ε consists of a single state q˜ε = p˜ε.
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{Aα},dAα = 0qα q˜α p˜α
{Bα},dBα = 0
sub-automaton A˜α
Figure 8: Constraint automaton for ext(Rα)
(4) The generated SDS-language L (ext(Rα)) over the node-set N α can be described by the scheduled-data ex-
pression
(
〈{Aα},dAα = 0〉;L (A˜α);〈{Bα},dBα = 0〉
)ω
where L (A˜α) stands for a scheduled-data expression that characterizes the accepted SDS-language of the
sub-automaton A˜α. with node-set N˜α.
To prove this, we may use an inductive argument. The case α = 〈N,h〉 where h is as in Section 5 can be verified
using the join-operator  that has been introduced in [4]. In essential,  is a product construction that allows for
the compositional construction of automata for given Reo circuits. Applying the join operator to all channels that
are involved in ext(Rα) we obtain the following automaton:5
{Aα},dAα = 0qα q˜α p˜α
{Bα},dBα = 0
{C1, . . . ,Cn,D1 , . . .,Dm}, h
∪{Cα,C˜α,C¯ :C ∈ Nsrc}
{A˜α ,Eα, B˜α}∪{Dα : D ∈ Nsnk}
Wewill not consider all details of the construction of the automaton by joining the automata for all involved channels.
To give an impression how the construction works, Fig. 9 illustrates the most difficult case of joining the channels
that are involved in the subcircuit for a source node C ∈ N.
For α = ε, the extended Reo circuit and its automaton have the following structure:
5We skip the data constraints concerning the additional nodes Eα, A˜α, etc.
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Aε Bε
0
qε p˜ε
{Bε}, dBε = 0
{Aε}, dAε = 0
That is, here, the sub-automaton A˜ε consists of a single state q˜ε = p˜ε.
In the induction step α ∈ {γ;β,β∞,βω} we may again use the join-operator to verify the structure of the resulting
automaton and the properties (1)-(4). Conditions (1) and (3) allow to reason about the automaton for the original
circuits, without the additional FIFO1 channel between Bβ and Aβ for the subexpressions β of α. Another crucial
point in the argumentation for union or concatenation is that when combining the automaton for the two sub-circuits
Rγ and Rβ then there is no undesired interference between the common sink nodes D or source nodes C. We will
skip the details here and just illustrate in Fig. 10 the situation where a source node C occurs in atoms 〈N,h〉 of γ
and 〈M, f 〉 of β. Moreover, here we assume that h contains the sub-constraint “dC ∈ PC” and f the sub-constraint
“dC ∈ TC”. The picture on the right shows the constraint automaton that is obtained for the sub-circuit shown on the
left. Intuitively, the picture for the constraint automaton makes clear that there are two transitions representing the
cases where C performs a write operation: one for the atom 〈N,h〉 in γ, one for the atom 〈M, f 〉 in β.
{E〈N,h〉,C〈N,h〉}

{C〈N,h〉,C˜〈N,h〉}

dC〈N,h〉 = dC˜〈N,h〉
{C˜〈N,h〉} {C,C˜〈N,h〉}
dC = dC˜〈N,h〉
∈ PC
dC /∈ PC
{C}
=
{E〈N,h〉,C〈N,h〉,C˜〈N,h〉,C¯,C}
dC〈N,h〉 = dC˜〈N,h〉
= dC¯ = dC ∈ PC
{C,C˜〈N,h〉} dC = dC˜〈N,h〉
∈ PC
dC /∈ PC
{C}
E〈N,h〉–C〈N,h〉
sync. drain
{C,C¯}
C–C¯
sync. drain

C〈N,h〉–C˜〈N,h〉
lossy sync. channel filter channel
C–C˜〈N,h〉
{E〈N,h〉,C¯}
E〈N,h〉–C¯

sync. channel
dE〈N,h〉 = dC¯
Figure 9: Constraint automata for the channels between E〈N,h〉, C〈N,h〉, C˜〈N,h〉, C¯ andC
Extended scheduled-data expressions. We now do a similar extension with the scheduled-data expressions and
switch from α to the expression ext(α) which is defined by structural induction:
ext(ε) = 〈{Aε},true〉;〈{Bε},true〉
ext(〈N,g〉) = 〈{A〈N,g〉},true〉;〈N,g〉;〈{B〈N,g〉},true〉
ext(γ;β) = 〈{Aγ;β},true〉;ext(γ);ext(β);〈{Bγ;β},true〉
ext(γ∪β) = 〈{Aγ∪β},true〉;(ext(γ)∪ ext(β));〈{Bγ∪β},true〉
ext(βω) = 〈{Aβω},true〉;(ext(β))ω;〈{Bβω},true〉
ext(β∞) = 〈{Aβ∞},true〉;(ext(β))∞;〈{Bβ∞},true〉
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E〈N,h〉
C〈N,h〉
C¯
C
PC
C˜〈N,h〉
{E〈N,h〉,C〈N,h〉,C˜〈N,h〉,C,C¯}
dC〈N,h〉 = dC˜〈N,h〉
= dC ∈ PC
E〈M, f 〉
C〈M, f 〉
C˜〈M, f 〉
TC
dE〈N,h〉 = dC¯
{E〈M, f 〉,C〈M, f 〉,C˜〈M, f 〉,C,C¯}
dC〈M, f 〉 = dC˜〈M, f 〉
= dC ∈ TC
dE〈M, f 〉 = dC¯
Figure 10: “Relevant sub-circuit” of Rα for source nodeC occurring in two atoms 〈N,h〉 and 〈M, f 〉
The relation between the SDS-languages of α and ext(α) is as follows:
L (ext(α))
∣
∣
N = L (α) (*)
where L|N denotes the restriction of SDS-language L to the node-set N = {C1, . . . ,Cn, D1, . . . ,Dm}. Formally, let
M and K be node-sets with K ⊆M and L⊆ SDSM then
L
∣
∣
K =
{
Θ
∣
∣
K : Θ ∈ L
}
where for a scheduled-data stream Θ ∈ SDSM , the scheduled-data stream Θ|K results from Θ by (i) removing all
pairs Θ(i) = 〈Ni,δi〉 where Ni∩K = /0 and (ii) replacing any remaining pair Θ(i) = 〈Ni,δi〉 with 〈Ni∩K ,δi|Ni∩K 〉
where δi|Ni∩K ∈ DA(Ni∩N ) assigns the data item δi(A) to any node A ∈ Ni∩K .
We then can show that
L (ext(Rα))
∣∣
N ext
= L (ext(α))ω (**)
where N ext = N ∪{Aβ,Bβ : β is a subexpression of α}. As all scheduled-data streams in L (ext(α))ω have the form
〈{Aα}, [Aα → 0]〉; Θ1 〈{Bα}, [Bα → 0]〉;
〈{Aα}, [Aα → 0]〉; Θ2; 〈{Bα}, [Bα → 0]〉;
〈{Aα}, [Aα → 0]〉; Θ3; 〈{Bα}, [Bα → 0]〉;
...
with Θi ∈ L (ext(α)),6 we may conclude from properties (1)-(4) of the automaton for ext(Rα) and from (*) and (**)
that L (α0) agrees with L (R+α ) for the final circuit that is obtained from Rα0 by adding the components “Init” and
“Stop” as explained before.
6One of the Θi’s might be infinite in which case the above stream “ends” with Θi.
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